The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication
From MaRDI portal
Publication:805231
DOI10.1016/0045-7906(89)90018-9zbMath0728.68060OpenAlexW2093515745MaRDI QIDQ805231
Publication date: 1989
Published in: Computers and Electrical Engineering (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/0045-7906(89)90018-9
Computational methods for sparse matrices (65F50) Parallel algorithms in computer science (68W10) Numerical linear algebra (65F99)
This page was built for publication: The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication