\textsf{IMITATOR} 3: synthesis of timing parameters beyond decidability
From MaRDI portal
Publication:832203
DOI10.1007/978-3-030-81685-8_26zbMath1493.68202OpenAlexW3183267604MaRDI QIDQ832203
Publication date: 25 March 2022
Full work available at URL: https://doi.org/10.1007/978-3-030-81685-8_26
Formal languages and automata (68Q45) Specification and verification (program logics, model checking, etc.) (68Q60) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)
Related Items (2)
Zone-based verification of timed automata: extrapolations, simulations and what next? ⋮ Efficient convex zone merging in parametric timed automata
Uses Software
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- The algorithmic analysis of hybrid systems
- Timed verification of the generic architecture of a memory circuit using parametric timed automata
- Event-clock automata: a determinizable class of timed automata
- A theory of timed automata
- The power of reachability testing for timed automata
- HyTech: A model checker for hybrid systems
- Uppaal in a nutshell
- Iterative bounded synthesis for efficient cycle detection in parametric timed automata
- PPLite: zero-overhead encoding of NNC polyhedra
- Verification of an industrial asynchronous leader election algorithm using abstractions and parametric model checking
- Parametric Deadlock-Freeness Checking Timed Automata
- Parametric Timed Model Checking for Guaranteeing Timed Opacity
- Language Emptiness of Continuous-Time Parametric Timed Automata
- Behavioral Cartography of Timed Automata
- Parametric Schedulability Analysis of a Launcher Flight Control System under Reactivity Constraints*
- Parametric Analyses of Attack-fault Trees*
- Learning-Based Compositional Parameter Synthesis for Event-Recording Automata
- Merge and Conquer: State Merging in Parametric Timed Automata
- Parametric real-time reasoning
- Parametric updates in parametric timed automata
This page was built for publication: \textsf{IMITATOR} 3: synthesis of timing parameters beyond decidability
