Single-reference foreground calibration of high-resolution, high-speed pipeline adcs

DOI10.1007/S00034-008-9094-ZzbMath1170.94343OpenAlexW1972149182MaRDI QIDQ841173

C. Azzolini, A. Boni, G. Chiorboli, D. Vecchi

Publication date: 14 September 2009

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s00034-008-9094-z

zbMATH Keywords

modelinganalog-to-digital converterscalibration of ADCshigh-speed integrated circuitsMOS analog circuitspipeline adcs

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

This page was built for publication: Single-reference foreground calibration of high-resolution, high-speed pipeline adcs