A single layer zero skew clock routing in X architecture

DOI10.1007/S11432-009-0028-6zbMath1191.68132OpenAlexW2080367881MaRDI QIDQ848302

Bing Lu, Xianlong Hong, Weixiang Shen, Yici Cai, Jiang Hu

Publication date: 3 March 2010

Published in: Science in China. Series F (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s11432-009-0028-6

zbMATH Keywords

clock routingsingle layerX architecturezero skew

Mathematics Subject Classification ID

Applications of graph theory (05C90) Planar graphs; geometric and topological aspects of graph theory (05C10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Graph algorithms (graph-theoretic aspects) (05C85) Computer system organization (68M99)

Cites Work

• Reliable buffered clock tree routing algorithm with process variation tolerance
• Zero skew clock routing with minimum wirelength

This page was built for publication: A single layer zero skew clock routing in X architecture