A low complexity and low power SoC design architecture for adaptive MAI suppression in CDMA systems

DOI10.1007/S11265-006-8535-9zbMath1105.68316OpenAlexW2094082395MaRDI QIDQ851217

Yuanbin Guo, Joseph R. Cavallaro

Publication date: 17 November 2006

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

Full work available at URL: http://hdl.handle.net/1911/19936

zbMATH Keywords

VLSIlow powerCDMAadaptiveinterference cancellationSoC

Mathematics Subject Classification ID

Computer system organization (68M99)

Related Items (1)

Adaptive parallel interference cancellation for CDMA systems---A weight selection and filtering scheme

Cites Work

• Unnamed Item

This page was built for publication: A low complexity and low power SoC design architecture for adaptive MAI suppression in CDMA systems