Improving adaptability and per-core performance of many-core processors through reconfiguration

DOI10.1007/S10766-010-0128-3zbMath1206.68076OpenAlexW2068676171MaRDI QIDQ987754

Aneesh Aggarwal, Tameesh Suri

Publication date: 13 August 2010

Published in: International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s10766-010-0128-3

zbMATH Keywords

Dynamic reconfigurationHeterogeneous multi-core designInstruction level parallelismMulti-core scalabilityPer-core performance

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computer system organization (68M99)

Uses Software

• MiBench
• MediaBench
• SimpleScalar
• DISE
• SESC

Cites Work

• Automatic application-specific instruction-set extensions under microarchitectural constraints

This page was built for publication: Improving adaptability and per-core performance of many-core processors through reconfiguration