Testing and reconfiguration of VLSI linear arrays
type: Item
instance of: scholarly article
title: Testing and reconfiguration of VLSI linear arrays
zbMATH Open document ID: 0902.68007
DOI: 10.1016/S0304-3975(97)00238-7
author: Roberto De Prisco
author: Angelo Monti
author: L. Pagli
published in: Theoretical Computer Science
publication date: 1998-08-13T00:00:00Z
Mathematics Subject Classification ID: 68M07
Mathematics Subject Classification ID: 68M99
zbMATH DE Number: 1189931
zbMATH Keywords: array processors
zbMATH Keywords: catastrophic fault patterns
zbMATH Keywords: fault tolerance
zbMATH Keywords: fault detection
zbMATH Keywords: reconfiguration algorithms
MaRDI profile type: Publication
cites work: Catastrophic faults in reconfigurable systolic linear arrays
cites work: On reconfigurability of VLSI linear arrays
cites work: Q4198056
cites work: Configuration of VLSI Arrays in the Presence of Defects
cites work: Q3885184
cites work: On fault-tolerant structure, distributed fault-diagnosis, reconfiguration, and recovery of the array processors
cites work: Efficient construction of catastrophic patterns for VLSI reconfigurable arrays
cites work: Q4730787
cites work: Counting the number of fault patterns in redundant VLSI arrays
description: scientific article; zbMATH DE number 1189931