A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle
type: Item
instance of: scholarly article
title: A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle
zbMATH Open document ID: 0792.68013
DOI: 10.1016/0167-8191(92)90135-T
author: Hong-Chich Chou
author: Chung-Ping Chung
published in: Parallel Computing
publication date: 1992-10-07T00:00:00Z
Mathematics Subject Classification ID: 68M20
Mathematics Subject Classification ID: 68Q25
zbMATH DE Number: 69189
zbMATH Keywords: instruction scheduling
zbMATH Keywords: NP-completeness
MaRDI profile type: Publication
Recommended article: Scheduling expressions on a pipelined processor with a maximal delay of one cycle
Recommended article: Q4473044
Recommended article: Deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times
Recommended article: Q4475675
Recommended article: On the complexity of scheduling problems for parallel/pipelined machines
Recommended article: Approximation algorithms for scheduling arithmetic expressions on pipelined machines
Recommended article: Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors
Recommended article: An analysis of fixed-priority schedulability on a multiprocessor
Recommended article: A study of the cyclic scheduling problem on parallel processors
Recommended article: Scheduling for Speed Bounded Processors
description: scientific article; zbMATH DE number 69189