Task assignment in Cayley interconnection topologies
type: Item
instance of: scholarly article
title: Task assignment in Cayley interconnection topologies
zbMATH Open document ID: 0894.68023
DOI: 10.1016/S0167-8191(97)89285-X
author: D. Massart
published in: Parallel Computing
publication date: 1998-06-30T00:00:00Z
Mathematics Subject Classification ID: 68M99
Mathematics Subject Classification ID: 68N25
zbMATH DE Number: 1170333
zbMATH Keywords: interconnection topologies
zbMATH Keywords: Cayley graphs
zbMATH Keywords: task assignment
zbMATH Keywords: quadratic assignment problem
zbMATH Keywords: heuristic optimization
MaRDI profile type: Publication
full work available at URL: s0167-8191(97)89285-x
OpenAlex ID: W2071371865
Wikidata QID: Q127498921
Recommended article: Processor interconnection networks from Cayley graphs
Recommended article: Optimal task assignment in linear array networks
Recommended article: OPTIMAL LAYOUT OF TRIVALENT CAYLEY INTERCONNECTION NETWORKS
Recommended article: Channel assignment on Cayley graphs
Recommended article: New methods for using Cayley graphs in interconnection networks
Recommended article: Q4982370
Recommended article: Task allocation on a network of processors
Recommended article: Fast load balancing in Cayley graphs and in circuits
description: scientific article; zbMATH DE number 1170333