A reversible logical circuit synthesis algorithm based on decomposition of cycle representations of permutations
scientific article; zbMATH DE number 6974031