Formal verification of masked hardware implementations in the presence of glitches
scientific article; zbMATH DE number 6900707