Optimized 4-bit quantum reversible arithmetic logic unit
type: Item
instance of: scholarly article
title: Optimized 4-bit quantum reversible arithmetic logic unit
zbMATH Open document ID: 1383.81053
author: Slimani Ayyoub
author: Benslama Achour
published in: International Journal of Theoretical Physics
publication date: 2018-02-22T00:00:00Z
Mathematics Subject Classification ID: 81P68
zbMATH DE Number: 6841912
zbMATH Keywords: reversible gates
zbMATH Keywords: quantum computing
zbMATH Keywords: reversible ALU
MaRDI profile type: Publication
full work available at URL: s10773-017-3426-3
OpenAlex ID: W2618728455
cites work: Irreversibility and Heat Generation in the Computing Process
cites work: Logical Reversibility of Computation
cites work: Q2706552
cites work: Conservative logic
cites work: Towards a Design Flow for Reversible Logic
cites work: Depth-optimized reversible circuit synthesis
cites work: Q3171713
cites work: Reversible arithmetic logic unit for quantum arithmetic
cites work: Novel design for reversible arithmetic logic unit
cites work: Q3886867
cites work: Optimization approaches for designing quantum reversible arithmetic logic unit
DOI: 10.1007/S10773-017-3426-3
Recommended article: Reversible arithmetic logic unit for quantum arithmetic
Recommended article: Optimization approaches for designing quantum reversible arithmetic logic unit
Recommended article: Quantum cost optimized design of 4-bit reversible universal shift register using reduced number of logic gate
Recommended article: Algorithm of Optimizing Quantum Reversible Logic Synthesis
Recommended article: Q5446302
Recommended article: Q3071873
Recommended article: Designing novel quaternary quantum reversible subtractor circuits
Recommended article: Efficient algorithms for optimal 4-bit reversible logic system synthesis
Recommended article: Optimized parity preserving quantum reversible full adder/subtractor
description: scientific article; zbMATH DE number 6841912