A pipelined schedule to minimize completion time for loop tiling with computation and communication overlapping
scientific article; zbMATH DE number 2092814