Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers
type: Item
instance of: scholarly article
title: Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers
zbMATH Open document ID: 0992.94037
published in: International Journal of Circuit Theory and Applications
publication date: 2002-09-11T00:00:00Z
Mathematics Subject Classification ID: 94C05
Mathematics Subject Classification ID: 94A14
zbMATH DE Number: 1690663
zbMATH Keywords: replica biasing circuit
zbMATH Keywords: open-loop
zbMATH Keywords: CMOS amplifiers
MaRDI profile type: Publication
full work available at URL: cta.150
OpenAlex ID: W2051750836
DOI: 10.1002/CTA.150
Recommended article: Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time
Recommended article: On the Noise Optimization of CMOS Common-Source Low-Noise Amplifiers
Recommended article: Q5007482
Recommended article: DC gain analysis of scaled CMOS op amp in sub-100 nm technology nodes: A research based on channel length modulation effect
Recommended article: A Low-Power Variable-Gain Amplifier With Improved Linearity: Analysis and Design
Recommended article: Noise analysis and optimization of programmable gain amplifier with DC offset cancelation
Recommended article: Analysis and design of common‐gate low‐noise amplifier for wideband applications
author: Giovanni Palmisano
author: R. Salerno
description: scientific article; zbMATH DE number 1690663