Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors
scientific article; zbMATH DE number 6033998