Synthesis of delay-verifiable combinational circuits
type: Item
instance of: scholarly article
title: Synthesis of delay-verifiable combinational circuits
zbMATH Open document ID: 1040.68522
DOI: 10.1109/12.364533
author: Wuudiann Ke
author: Premachandran R. Menon
published in: IEEE Transactions on Computers
publication date: 1995-01-01T00:00:00Z
Mathematics Subject Classification ID: 68M15
zbMATH DE Number: 1964031
zbMATH Keywords: path-delay faults
zbMATH Keywords: delay-verifiability
MaRDI profile type: Publication
full work available at URL: https://doi.org/10.1109/12.364533
OpenAlex ID: W2121799587
Recommended article: Q4028336
Recommended article: Q3602753
Recommended article: Design for delay verifiability
Recommended article: A formal approach to designing delay-insensitive circuits
Recommended article: Q5472089
Recommended article: Q3731529
Recommended article: Synthesizing testable combinational circuits
Recommended article: Q4250360
description: scientific article; zbMATH DE number 1964031