PSP: parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC
scientific article; zbMATH DE number 6367282