Translating FSP into LOTOS and networks of automata
type: Item
instance of: scholarly article
title: Translating FSP into LOTOS and networks of automata
zbMATH Open document ID: 1214.68220
author: Frédéric Lang
author: Gwen Salaün
author: Rémi Hérilier
author: Jeff Kramer
author: Jeff Magee
published in: Formal Aspects of Computing
publication date: 2010-12-17T00:00:00Z
Mathematics Subject Classification ID: 68Q60
Mathematics Subject Classification ID: 68Q45
Mathematics Subject Classification ID: 68Q85
zbMATH DE Number: 5827626
zbMATH Keywords: automated translation
zbMATH Keywords: communicating automata
zbMATH Keywords: FSP
zbMATH Keywords: LOTOS
zbMATH Keywords: parallel composition
zbMATH Keywords: process algebra
zbMATH Keywords: verification
describes a project that uses: M-TREE
describes a project that uses: IF-2.0
describes a project that uses: Fiacre
describes a project that uses: CADP
describes a project that uses: Yices
describes a project that uses: Exp.Open
describes a project that uses: csp2B
describes a project that uses: jETI
describes a project that uses: BISIMULATOR
describes a project that uses: CAESAR
MaRDI profile type: Publication
full work available at URL: s00165-009-0133-8
OpenAlex ID: W2011368057
cites work: Q3969858
cites work: Tools and Algorithms for the Construction and Analysis of Systems
cites work: Q4036555
cites work: Q4806206
cites work: A Theory of Communicating Sequential Processes
cites work: csp2B: A practical approach to combining CSP and B
cites work: Q4738368
cites work: State space reduction for process algebra specifications
cites work: Q4038723
cites work: Q3777424
cites work: CCS expressions, finite state processes, and three problems of equivalence
cites work: Q3992568
cites work: Q4240122
cites work: Efficient on-the-fly model-checking for regular alternation-free \(\mu\)-calculus
cites work: Formalising a value-passing calculus in H0L
cites work: Q3907077
cites work: Three Partition Refinement Algorithms
cites work: Translating FSP into LOTOS and Networks of Automata
cites work: Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS
cites work: Towards a unifying CSP approach to hierarchical verification of asynchronous hardware
DOI: 10.1007/S00165-009-0133-8
description: scientific article; zbMATH DE number 5827626