A formal approach to designing delay-insensitive circuits
scientific article; zbMATH DE number 4209630