Optimization of a logic circuit implementing a Moore automaton in CPLD basis
scientific article; zbMATH DE number 5660058