Optimization of a logic circuit implementing a Moore automaton in CPLD basis
type: Item
instance of: scholarly article
title: Optimization of a logic circuit implementing a Moore automaton in CPLD basis
zbMATH Open document ID: 1185.68379
author: L. A. Titarenko
author: S. A. Tsololo
author: Alexander Barkalov
published in: Cybernetics and Systems Analysis
publication date: 2010-01-19T00:00:00Z
Mathematics Subject Classification ID: 68Q45
zbMATH DE Number: 5660058
zbMATH Keywords: Moore automaton
zbMATH Keywords: CPLD
zbMATH Keywords: PAL macrocell
zbMATH Keywords: pseudoequivalent state
zbMATH Keywords: synthesis
zbMATH Keywords: logic circuit
MaRDI profile type: Publication
full work available at URL: s10559-009-9141-1
OpenAlex ID: W2071063605
cites work: Q4299634
cites work: Principles of logic optimization for a Moore microprogrammed automaton
cites work: Q4407343
DOI: 10.1007/S10559-009-9141-1
Recommended article: Principles of logic optimization for a Moore microprogrammed automaton
Recommended article: Q4966035
Recommended article: An algebraic technique for generating optimal CMOS circuitry in linear time
Recommended article: Optimization of multiple-output exclusive-or logic circuits
Recommended article: Q4337945
Recommended article: Optimization of circuits of compositional microprogram control units implemented on FPGA
description: scientific article; zbMATH DE number 5660058