Retiming synchronous circuitry
type: Item
instance of: scholarly article
title: Retiming synchronous circuitry
zbMATH Open document ID: 0708.94025
DOI: 10.1007/BF01759032
author: Charles E. Leiserson
author: James B. Saxe
published in: Algorithmica
publication date: 1991-01-01T00:00:00Z
Mathematics Subject Classification ID: 94C10
Mathematics Subject Classification ID: 90C11
Mathematics Subject Classification ID: 68W35
Mathematics Subject Classification ID: 94C15
zbMATH DE Number: 4164745
zbMATH Keywords: network flow
zbMATH Keywords: organization
zbMATH Keywords: systolic circuits
zbMATH Keywords: VLSI design automation
zbMATH Keywords: circuit transformation
zbMATH Keywords: retiming
zbMATH Keywords: synchronous circuit
zbMATH Keywords: combinational logic elements
zbMATH Keywords: pipelining combinational circuitry
zbMATH Keywords: mixed-integer linear- programming
MaRDI profile type: Publication
cites work: Theoretical Improvements in Algorithmic Efficiency for Network Flow Problems
cites work: Fibonacci heaps and their uses in improved network optimization algorithms
cites work: Q4198056
cites work: Efficient Algorithms for Shortest Paths in Sparse Networks
cites work: Q3048571
cites work: Q3315439
cites work: A mixed-integer linear programming problem which is efficiently solvable
Recommended article: Q5463765
Recommended article: Q4063061
Recommended article: Processing and transmission of timing signals in synchronous networks
Recommended article: Q4824486
Recommended article: Invited paper Data rate optimization in synchronous circuits
Recommended article: Resettable vector clocks
description: scientific article; zbMATH DE number 4164745