A VLSI architecture for performing finite field arithmetic with reduced table lookup (Q1099611)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A VLSI architecture for performing finite field arithmetic with reduced table lookup |
scientific article; zbMATH DE number 4041253
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A VLSI architecture for performing finite field arithmetic with reduced table lookup |
scientific article; zbMATH DE number 4041253 |
Statements
A VLSI architecture for performing finite field arithmetic with reduced table lookup (English)
0 references
1988
0 references
table lookup
0 references
log
0 references
antilog
0 references
Chinese remainder theorem
0 references
VLSI architecture
0 references
algorithm
0 references
finite field arithmetic
0 references
