Delay-time modelling and critical-path verification for CMOS digital designs (Q1182347)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Delay-time modelling and critical-path verification for CMOS digital designs |
scientific article; zbMATH DE number 30908
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Delay-time modelling and critical-path verification for CMOS digital designs |
scientific article; zbMATH DE number 30908 |
Statements
Delay-time modelling and critical-path verification for CMOS digital designs (English)
0 references
28 June 1992
0 references
computer-aided design
0 references
CMOS delay time
0 references
semianalytic model
0 references
critical path
0 references
design verification
0 references
CAD
0 references
CMOS digital circuits
0 references
0 references
0.8793711
0 references
0 references
0.84066296
0 references
