Parallelization of WHILE loops on pipelined architectures (Q1186817)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Parallelization of WHILE loops on pipelined architectures |
scientific article; zbMATH DE number 37184
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Parallelization of WHILE loops on pipelined architectures |
scientific article; zbMATH DE number 37184 |
Statements
Parallelization of WHILE loops on pipelined architectures (English)
0 references
28 June 1992
0 references
WHILE loops
0 references
pipelined architectures
0 references
conditional execution
0 references
dependence graphs
0 references
loop scheduling
0 references
performance bounds
0 references
Modulo scheduling
0 references
0 references
