Scheduling divisible loads in bus networks with arbitrary processor release times (Q1352761)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Scheduling divisible loads in bus networks with arbitrary processor release times |
scientific article; zbMATH DE number 980330
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Scheduling divisible loads in bus networks with arbitrary processor release times |
scientific article; zbMATH DE number 980330 |
Statements
Scheduling divisible loads in bus networks with arbitrary processor release times (English)
0 references
19 February 1997
0 references
divisible jobs
0 references
communication delay
0 references
distributed bus network architecture
0 references
0 references
