Processor array synthesis from shift-variant deep nested Do loops (Q1402301)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Processor array synthesis from shift-variant deep nested Do loops |
scientific article; zbMATH DE number 1967866
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Processor array synthesis from shift-variant deep nested Do loops |
scientific article; zbMATH DE number 1967866 |
Statements
Processor array synthesis from shift-variant deep nested Do loops (English)
0 references
20 August 2003
0 references
reconfigurable computing
0 references
FPGA
0 references
nested loop
0 references
systolic mapping
0 references
motion estimation
0 references
