Deviation-tolerant floating gate structures as a way to design an on-chip learning neural networks (Q1403082)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Deviation-tolerant floating gate structures as a way to design an on-chip learning neural networks |
scientific article; zbMATH DE number 1972616
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Deviation-tolerant floating gate structures as a way to design an on-chip learning neural networks |
scientific article; zbMATH DE number 1972616 |
Statements
Deviation-tolerant floating gate structures as a way to design an on-chip learning neural networks (English)
0 references
31 August 2003
0 references
\(\nu\)MOS transistor
0 references
Artificial neural networks
0 references
Analog hardware implementation
0 references
Deviation tolerance
0 references
0.7247314453125
0 references
