Automatic synthesis of FPGA processor arrays from loop algorithms (Q1425013)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Automatic synthesis of FPGA processor arrays from loop algorithms |
scientific article; zbMATH DE number 2057627
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Automatic synthesis of FPGA processor arrays from loop algorithms |
scientific article; zbMATH DE number 2057627 |
Statements
Automatic synthesis of FPGA processor arrays from loop algorithms (English)
0 references
15 March 2004
0 references
regular processor arrays
0 references
space-time mapping
0 references
FPGA
0 references
design automation
0 references
0.7792812585830688
0 references
0.7747508883476257
0 references
