A reduced-load equivalence for generalised processor sharing networks with long-tailed input flows (Q1605049)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A reduced-load equivalence for generalised processor sharing networks with long-tailed input flows |
scientific article; zbMATH DE number 1766385
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A reduced-load equivalence for generalised processor sharing networks with long-tailed input flows |
scientific article; zbMATH DE number 1766385 |
Statements
A reduced-load equivalence for generalised processor sharing networks with long-tailed input flows (English)
0 references
11 July 2002
0 references
generalised processor sharing
0 references
heavy-tailed traffic
0 references
regular variation
0 references
weighted fair queueing
0 references
