Performance evaluation and optimal design for FPGA-based digit-serial DSP functions (Q1860067)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Performance evaluation and optimal design for FPGA-based digit-serial DSP functions |
scientific article; zbMATH DE number 1872222
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Performance evaluation and optimal design for FPGA-based digit-serial DSP functions |
scientific article; zbMATH DE number 1872222 |
Statements
Performance evaluation and optimal design for FPGA-based digit-serial DSP functions (English)
0 references
20 February 2003
0 references
field programmable gate array
0 references
digital signal processing
0 references
digit serial
0 references
arithmetic
0 references
adder
0 references
multiplier
0 references
FIR filter
0 references
