Scalable load balancing congestion-aware Network-on-Chip router architecture (Q1953818)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Scalable load balancing congestion-aware Network-on-Chip router architecture |
scientific article; zbMATH DE number 6173958
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Scalable load balancing congestion-aware Network-on-Chip router architecture |
scientific article; zbMATH DE number 6173958 |
Statements
Scalable load balancing congestion-aware Network-on-Chip router architecture (English)
0 references
11 June 2013
0 references
interconnection network
0 references
Network-on-Chip (NoC)
0 references
congestion-aware
0 references
load balance
0 references
fault tolerance
0 references
