Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic (Q1974674)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic |
scientific article; zbMATH DE number 1440031
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic |
scientific article; zbMATH DE number 1440031 |
Statements
Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic (English)
0 references
7 May 2000
0 references
quality of service
0 references
0.8765219
0 references
0.85606897
0 references
0.8403873
0 references
0.8402986
0 references
