Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression (Q2489272)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression |
scientific article |
Statements
Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression (English)
0 references
16 May 2006
0 references
Image processing
0 references
Compression
0 references
Decompression
0 references
Wavelet transform
0 references
Serial-parallel architecture
0 references
Pipelining
0 references
FPGA implementation
0 references
Performance
0 references
