A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes (Q2508513)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes |
scientific article |
Statements
A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes (English)
0 references
13 October 2006
0 references
LDPC codes
0 references
turbo-decoding message-passing algorithm
0 references
Ramanujan graphs
0 references
VLSI decoder architectures
0 references
