On the performance and implementation issues of interleaved single parity check turbo product codes (Q2574066)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: On the performance and implementation issues of interleaved single parity check turbo product codes |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | On the performance and implementation issues of interleaved single parity check turbo product codes |
scientific article |
Statements
On the performance and implementation issues of interleaved single parity check turbo product codes (English)
0 references
16 November 2005
0 references
turbo product code
0 references
single parity check code
0 references
parallel decoding architecture
0 references
sign-min algorithm
0 references
interleaver memory
0 references
