A scalable system architecture for high-throughput turbo-decoders (Q2574072)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A scalable system architecture for high-throughput turbo-decoders |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A scalable system architecture for high-throughput turbo-decoders |
scientific article |
Statements
A scalable system architecture for high-throughput turbo-decoders (English)
0 references
16 November 2005
0 references
Turbo-Decoder
0 references
high-throughput
0 references
wireless
0 references
parallel decoding
0 references
interleaving
0 references
VLSI architectures
0 references
