Modeling of jitter in bang-bang clock and data recovery circuits (Q2842763)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Modeling of jitter in bang-bang clock and data recovery circuits |
scientific article; zbMATH DE number 6199040
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Modeling of jitter in bang-bang clock and data recovery circuits |
scientific article; zbMATH DE number 6199040 |
Statements
16 August 2013
0 references
bang-bang phase detector (BBPD)
0 references
circuits
0 references
clock and data recovery (CDR)
0 references
jitter transfer and jitter tolerance
0 references
telecommunication systems
0 references
0.92463374
0 references
0.88995504
0 references
0.86034566
0 references
0.85868853
0 references
0.85817075
0 references
0.8540839
0 references
0.85322917
0 references
Modeling of jitter in bang-bang clock and data recovery circuits (English)
0 references
