Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF) (Q2982460)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF) |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF) |
scientific article |
Statements
Pipelined Decision Tree Classification Accelerator Implementation in FPGA (DT-CAIF) (English)
0 references
16 May 2017
0 references
