Design and implementation of a high-speed reconfigurable cipher chip (Q3423654)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Design and implementation of a high-speed reconfigurable cipher chip |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Design and implementation of a high-speed reconfigurable cipher chip |
scientific article |
Statements
Design and implementation of a high-speed reconfigurable cipher chip (English)
0 references
14 February 2007
0 references
reconfigurable cipher chip
0 references
DES
0 references
AES
0 references
