A dc <i>I</i>–<i>V</i> model for short‐channel polygonal enclosed‐layout transistors (Q3615715)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A dc I–V model for short‐channel polygonal enclosed‐layout transistors |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A dc <i>I</i>–<i>V</i> model for short‐channel polygonal enclosed‐layout transistors |
scientific article |
Statements
A dc <i>I</i>–<i>V</i> model for short‐channel polygonal enclosed‐layout transistors (English)
0 references
24 March 2009
0 references
enclosed-layout transistors (ELT)
0 references
radiation-hardness
0 references
modelling
0 references
deep submicron CMOS
0 references
short-channel effects
0 references
