OR Practice—Lagrangian Relaxation for Testing Infeasibility in VLSI Routing (Q3767269)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: OR Practice—Lagrangian Relaxation for Testing Infeasibility in VLSI Routing |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | OR Practice—Lagrangian Relaxation for Testing Infeasibility in VLSI Routing |
scientific article |
Statements
OR Practice—Lagrangian Relaxation for Testing Infeasibility in VLSI Routing (English)
0 references
1986
0 references
VLSI circuit design
0 references
shortest path
0 references
Lagrangian relaxation
0 references
0.7552472352981567
0 references
0.7347860336303711
0 references
0.7313236594200134
0 references
0.7313234210014343
0 references