Parallel architectures for RLS with directional forgetting (Q3974117)
From MaRDI portal
| This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Parallel architectures for RLS with directional forgetting |
scientific article; zbMATH DE number 11108
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Parallel architectures for RLS with directional forgetting |
scientific article; zbMATH DE number 11108 |
Statements
Parallel architectures for RLS with directional forgetting (English)
0 references
25 June 1992
0 references
recursive least squares with directional forgetting
0 references
\(UD\) algorithm
0 references
self-tuning control
0 references
adaptive signal processing
0 references
systolic arrays
0 references
0.8200429
0 references
0.8181639
0 references