A two-stage hardware scheduler combining greedy and optimal scheduling (Q436901)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A two-stage hardware scheduler combining greedy and optimal scheduling |
scientific article; zbMATH DE number 6059837
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A two-stage hardware scheduler combining greedy and optimal scheduling |
scientific article; zbMATH DE number 6059837 |
Statements
A two-stage hardware scheduler combining greedy and optimal scheduling (English)
0 references
26 July 2012
0 references
maximum matching
0 references
time division multiplexing
0 references
circuit switching
0 references
large cardinality cross bar
0 references
scheduling
0 references
hardware acceleration
0 references
0.8809321
0 references
0.86152244
0 references
0.8548333
0 references
0.85416293
0 references
0.84774745
0 references
