Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform (Q4912493)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform |
scientific article; zbMATH DE number 6150341
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform |
scientific article; zbMATH DE number 6150341 |
Statements
Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform (English)
0 references
4 April 2013
0 references
pairing
0 references
Barreto-Naehrig (BN) curves
0 references
prime fields
0 references
field programmable gate array (FPGA)
0 references
Karatsuba multiplier
0 references
Montgomery multiplication algorithm
0 references
pipeline
0 references
IP core
0 references
