Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data (Q5008112)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data |
scientific article; zbMATH DE number 7385864
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data |
scientific article; zbMATH DE number 7385864 |
Statements
Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data (English)
0 references
26 August 2021
0 references
