Overview on a formal model of architecture/circuit trade-offs for the implementation of fast processors (Q5950535)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Overview on a formal model of architecture/circuit trade-offs for the implementation of fast processors |
scientific article; zbMATH DE number 1683828
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Overview on a formal model of architecture/circuit trade-offs for the implementation of fast processors |
scientific article; zbMATH DE number 1683828 |
Statements
Overview on a formal model of architecture/circuit trade-offs for the implementation of fast processors (English)
0 references
18 December 2001
0 references
implementation complexity
0 references
high-speed microprocessors
0 references
CPU architecture
0 references
