A theory for co-scheduling hardware and software pipelines in ASIPs and embedded processors (Q5959837)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A theory for co-scheduling hardware and software pipelines in ASIPs and embedded processors |
scientific article; zbMATH DE number 1726948
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A theory for co-scheduling hardware and software pipelines in ASIPs and embedded processors |
scientific article; zbMATH DE number 1726948 |
Statements
A theory for co-scheduling hardware and software pipelines in ASIPs and embedded processors (English)
0 references
11 April 2002
0 references
instruction-level parallelism
0 references
Modulo-Scheduled Pipelines
0 references
