A hardware architecture for the LZW compression and decompression algorithms based on parallel dictionaries (Q5960769)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A hardware architecture for the LZW compression and decompression algorithms based on parallel dictionaries |
scientific article; zbMATH DE number 1729801
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A hardware architecture for the LZW compression and decompression algorithms based on parallel dictionaries |
scientific article; zbMATH DE number 1729801 |
Statements
A hardware architecture for the LZW compression and decompression algorithms based on parallel dictionaries (English)
0 references
26 June 2002
0 references
LZW algorithm
0 references
PDLZW algorithm
0 references
compression
0 references
decompression
0 references
