A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation (Q6537540)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation |
scientific article; zbMATH DE number 7847224
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation |
scientific article; zbMATH DE number 7847224 |
Statements
A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation (English)
0 references
14 May 2024
0 references
zeroing neural network
0 references
chaotic system synchronization
0 references
field-programmable gate array
0 references
noise disturbances
0 references
0 references
0 references
