A neural network accelerated optimization method for FPGA (Q6645179)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A neural network accelerated optimization method for FPGA |
scientific article; zbMATH DE number 7950897
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A neural network accelerated optimization method for FPGA |
scientific article; zbMATH DE number 7950897 |
Statements
A neural network accelerated optimization method for FPGA (English)
0 references
28 November 2024
0 references
field programmable gate array
0 references
neural network
0 references
hardware acceleration
0 references
Mitchell algorithm
0 references
high-level synthesis
0 references
